FPGALab is an interactive virtual FPGA laboratory for Verilo...

Renaud Lifchitz

npub1renaud65zug8r570ndztde2xhk206z3v50a5mwa3kp2xshy3zmjqkqaw97

hex

210e137d8e041393c511914a5f8a1df0af5933e4b492f2ee2aa3751d7cf2e5c3

nevent

nevent1qqszzrsn0k8qgyunc5gezjjl3gwlpt6ex0jtfyhjac42xaga0newtscprpmhxue69uhhyetvv9ujuem4d36kwatvw5hx6mm9qgspue77xa2pwyr3608ek39ku4rtm98apgk2876dhwcmq4rgtjg3deqka8s4j

Kind-1 (TextNote)

2026-09-06T07:32:44Z

FPGALab is an interactive virtual FPGA laboratory for Verilog designs https://github.com/lmcapacho/FPGALab

原始 JSON

{
  "kind": 1,
  "id": "210e137d8e041393c511914a5f8a1df0af5933e4b492f2ee2aa3751d7cf2e5c3",
  "pubkey": "1e67de3754171071d3cf9b44b6e546bd94fd0a2ca3fb4dbbb1b054685c9116e4",
  "created_at": 1788679964,
  "tags": [],
  "content": "FPGALab is an interactive virtual FPGA laboratory for Verilog designs \nhttps://github.com/lmcapacho/FPGALab",
  "sig": "5253a73cfbb230814e3334c64fa7437ae09efd63ca5b04bcf3081bba91cf92ea8776cb92848e359865a16ecbf69fc2a54aed7990e2c3201b3790a2b79e0668f7"
}